Abstract-In this paper, a multilayer control is proposed for inverters that are able to operate in parallel without intercommunications. The first control layer is an improved droop method that introduces power proportional terms into the conventional droop scheme, letting both active and reactive power to be shared among the inverters. The second layer is designed to compensate the voltage deviations caused by the aforementioned droop control, thus improving the load-voltage regulation of the system. The third layer is a quasi-synchronization control that roughly adjusts the angle of the inverter to be close to the common ac bus. This layer ensures that the phase difference of each inverter is inside a limited margin with the help of the phase signal sensed from the common ac bus. The principle of operation of the control scheme has been analyzed in detail. A small-signal model has been developed in order to study the system dynamics, which can be used for adjusting the main control parameters. A prototype consisting of a two 35-kVA-inverter system has been built and tested in order to verify the feasibility of the proposed approach.
on communications and its application in areas like microgrids or distributed uninterruptible power supply systems. This control method is based on adjusting the frequency and amplitude references according to the inverter output active and reactive power [2] - [28] , [30] [31] [32] , [34] [35] [36] . However, although the technique achieves high reliability and flexibility, it has several drawbacks that limit its performance.
First, conventional droop control may lead to instability since it introduces a positive feedback in certain conditions. In order to avoid this possible feedback, in [25] , a control variation has proposed, which decouples the frequency and voltage droops by taking into consideration the line impedance and load. However, the decoupling control is complex since it relies on power line parameters and types of loads.
Another disadvantage to the conventional droop method is its load-dependent frequency and amplitude deviations that induce poor performance in load regulation [26] . There is an inherent tradeoff between the voltage regulation and the current sharing between the inverters [27] . In [28] , Li and Kao propose a strategy to improve the control technique by changing the droop coefficient and estimating the effect of the line impedance value. However, this strategy is quite complicated and sensitive to parameter tolerance. In [26] , a controller has been proposed in order to restore the nominal values of the voltage by introducing an integrator inside the microgrid (MG). However, the mismatches among the parameters may cause larger circulating currents and even instability in practical systems. Hierarchical control applied to power dispatching in ac power systems is well known and it has been used extensively for decades [29] . Union for the Co-ordination of Transmission of Electricity (Continental Europe) has defined a hierarchical control for large power systems, which is supposed to operate very high-power synchronous machines with high inertias and inductive networks [30] . Thanks to the hierarchical control, the amplitude and frequency deviations are limited, and thus, the system power quality, reliability, and stability are improved. In [30] , secondary control is introduced to bring the deviated voltage and frequency back to the rated values. However, a centralized controller and low-bandwidth communication among the inverters have to be employed in the control.
Nevertheless, the transient response and the hot-swap performance are not that good under wireless control since there is no information exchanged among the parallel inverters. In the literature, there are proposals to improve the transient response of the droop method by controlling the phase angle in a droop scheme, instead of using the frequency [31] , [32] . On the other hand, there exist a number of proposals that focus on parallel operation control by using communication systems that presynchronize the reference signals of inverters beyond the current sharing control. These methods improve the dynamic performance of the system, especially during the hot-swap operation [1] , [33] .
In this paper, by using the hierarchical control approach, a multilayer wireless control for three phase inverters in parallel operation is proposed. The operational principle of the three control layers, an improved droop control, output voltage compensation, and a reference-voltage presynchronization, and the coordination among them are analyzed in detail with the stability and design consideration given. Experimental results with a prototype system of two 35-kVA inverters verify excellent dynamic performance, especially during hot plug-in, stability, and reliability of the control proposed.
II. PRINCIPLE OF THE MULTILAYER CONTROL PROPOSED
The power stage consists of a three-legs inverter and an LCL filter. The inner L and C make up the harmonics filter which is used to suppress the high order harmonics of the output voltage of the inverter. And the output inductor is the current-sharinginductor L pa connecting the output of the inverter to the common ac power bus. The conventional dual loop PI control and space vector modulation are employed to regulate the output voltage for each inverter. We know that the equivalent model of the inverter can be looked upon a dc system in dq rotation frame, and the equivalent output impedance is theoretically zero under the PI control. The multilayer control for parallel inverters proposed is shown in Fig. 1 and the key points associated with it are given as follows.
1) The first layer is an improved PQ droop method that introduces a power proportional term into a conventional droop scheme. Calculating the local active and reactive power of the inverter (P and Q), the droop values for given frequency, phase angle, and amplitude, Δf P , Δθ P and Δu, are obtained. The parallel operation is realized by adjusting the voltage reference with these droop values. The first layer control method cannot improve the steady-state reactive power sharing accuracy, but it can improve the output voltage regulation and the dynamic performance of the power sharing. 2) In order to compensate for the frequency and amplitude deviations caused by the control in the first layer and L pa , a second layer is introduced. Referencing the frequency regulation for large power system and RMS control loop of an inverter, the amplitude and frequency of the common ac bus are sensed and compared with its own amplitude and frequency references, U busr and f busr , respectively. The deviations between them are used to adjust the reference to compensate the amplitude and frequency droops. 3) In order to limit the phase deviation among the inverters within a small margin to ensure the first control layer operates properly, a presynchronization loop is employed in the third layer. The phase angle θ acl of the shared ac bus voltage is sensed and used as the phase-reference. The phase angle of the inverter θ is measured in real time.
And the θ is adjusted directly and to follow θ acl roughly but rapidly when the error between θ and θ acl exceeds the limitation (for example 5 • ). When the error between θ and θ acl falls into a small margin accepted by the droop method (for example 3
• ), the synchronization is regulated by the first layer and the presynchronizing is inactive. Hence, the main objective of the third layer is to act as a quasi-synchronizing loop. The third layer control does not require a common reference angle for all inverters; just local measurements are needed in this approach. Furthermore, the presynchronization allows soft hot-swap with small inrush currents that may be caused by the asynchronism between the inverter angles at the moment of plug-in.
A. First Layer: Improved Droop Control
The conventional droop method can be defined by the following equations: The improved droop method proposed is given by the following equations:
where k P θ is the proportional coefficient of active-power-phase droop.
We have taken two inverters in parallel as an example to explain the operational principle. The phase angle of each inverter can be obtained from (2) as follows:
Subtracting (4) from (3), the phase angle difference is
Equation (5) shows clearly that the phase error, θ 1 − θ 2 , will be controlled by the active power error (P 1 − P 2 ). In case of fixing the parameter k P θ = 0, (2) will coincide with the conventional droop control, which is a particular case of this approach. The frequency of the inverter voltage is regulated by the active power, and the phase error θ 1 − θ 2 is regulated by the active power error (P 1 − P 2 ) with an integral regulator. Therefore, during steady state the active power of two inverters can be equally controlled (P 1 = P 2 ) and the two inverters can be kept in phase with each other (θ 1 = θ 2 ). This means that the system with the improved droop method has theoretically a low steadystate error.
If defining k P f = 0, the phase angle of the inverter is regulated by active power to realize the synchronization control. And the phase error θ 1 − θ 2 is controlled by active power error (P 1 − P 2 ) with a proportional regulator, creating a high steady-state error. Compared with the integral regulator, the responds of the proportional regulator is faster during transients. Summarizing the analysis, we can conclude that the power sharing performance in both steady and dynamic state is improved with the proposed method.
B. Second Layer: Load Regulation Compensation
A three-phase current sharing inductor L pa is normally needed between the output of the inverter and the ac bus for the droop control [6] . Because the L pa is excluded in the closeloop regulation of the inverter voltage, it induces the differences between the voltages on the ac bus and the inverter terminal. The first layer, based on the modified droop control, achieves good power sharing but poor load regulation at the same time. Hence, a second control layer that tries to compensate for load regulation is proposed. In each inverter, both the frequency and amplitude of the common ac bus are sensed and compared with its own voltage reference. The differences between them are used to adjust the reference, thus compensating frequency and amplitude deviations.
The effect of the second control layer is shown in The control strategy is given as follows:
where f busr and U busr are, respectively, the frequency and amplitude references, corresponding to the rated voltage of the ac bus, f buss and U buss are the sensed ones, G f and G u are the frequency and amplitude compensation coefficients, respectively. The second layer control is similar to the frequency and voltage restoration control in [34] . The difference is that in the approach provided above, a PI control is not used since the system could be unstable. The inverters are connected to the common ac bus at a different time, and equal load sharing is difficult because the histories of the integrators are different [35] .
C. Third Layer: Pre-and Quasi-Synchronization
The key point of the third layer control, as mentioned in Section II, is that the inverter adjusts its own voltage reference phase angle θ to follow that of the shared ac power bus θ acl directly and roughly to keep the phase error between them Δθ s within a limited margin in both steady and dynamic state. Considering the ac bus is a three phase electrical balanced systems, only the line-to-line voltage between two phases can be sampled and then the phase between them is calculated. However, the line-to-neutral voltage is needed for synchronization, which is lagged 30
• from the line-to-line measured voltage shown in Fig. 3(a) , where u acl is the line-to-line voltage of common ac bus and u ao is the line-to-neutral voltage. As a result, Δθ s can be expressed as follows:
A positive Δθ s means the inverter voltage is lagging that of the ac bus and vice versa. The principle of the third layer control can be shown by taking inverter j (j = 1, 2, . . ., n) as an example and using θ acl as the phase reference at the common ac bus, as shown in Fig. 3(b) . In this figure, the following signals are used: θ acl represents the phase signal (square wave) of u acl , θ ao is the phase signal of u ao calculated with θ acl by the DSP, θ j is the phase angle of the output voltage of inverter j, and θ j out is the square wave representing the phase signal of θ j .
Each inverter slightly adjusts the phase of its own reference every output cycle according to the difference between θ j and θ ao , thus realizing the synchronization of all the inverters, as shown in Fig. 3(b) . For example, when θ j is leading, the synchronization loop subtracts a value from it, but when θ j is lagging, the adjustment value is added to it. The integral slope of θ j is fixed when decreasing or increasing the phase angle, i.e., the frequency of the inverter is fixed. Defining the hysteretic function
where SC_θ ul and SC_θ ll are the upper and lower limits of the acceptable error |Δθ s |, respectively and SC_S is the status of the third layer active (1) or sleep (0). The logic diagram of the hysteretic function used by the third layer is shown in Fig. 4 . The control expression of the third layer can be expressed as follows:
where θ j syn is the synchronization phase signal, k syn is the proportional coefficient, and Δθ s can be calculated as follows, according to Fig. 3 :
Since this signal is acquired by using the capture units of the DSP, the value of θ j is accumulated in every switching period. Hence, the control expression (9) can be rewritten as follows:
where f c is the switching frequency; f rm c is equal to f r in the presynchronization process, but can be calculated from (6) when the inverter is operating in parallel. The third layer control is similar to the synchronization loop shown in [36] . In [36] , once the inverters are connected to the ac bus, the synchronization loop must be disabled in order to avoid interference with the active power droop control, since these two control loops are connected to the reference frequency. Instead, the synchronization loop of the third layer proposed here is connected to the phase path. Thus, it does not need to be disabled, since it will not interfere with the power sharing control loop, which is connected to the frequency path, as it can be seen in the equivalent block diagram of Fig. 5 .
Furthermore, the synchronization is just one of the objectives of the third layer. In our case, the third layer also can provide protection. Hence, if the phase error between the inverter and the common ac bus is outside a certain limit during the parallel operation, the third layer will act to protect the system. Taking into account the three control layers, the phase angle θ of the inverter yields
where f inv is the output frequency of the inverter with the multilayer control action. The diagram of the proposed multilayer control is shown in Fig. 6 , which is composed of three layers. The first layer is based on two sections, which regulate the voltage reference with the active power P and reactive power Q, under the improved droop method as given in ( In case of the second layer, u acls is the sensed signal of u acl , and the frequency and amplitude of the common ac bus are acquired. According to (6) , the frequency and amplitude output-voltage of the parallel system are compensated, and the load regulation is improved.
In the third layer, the phase angle θ acl of the common ac bus is achieved by using a voltage sensor, the conditioning circuit, and the DSP capture unit. The control layer has two operation modes depending on the state of the inverter: 1) Before connecting the inverter into the ac bus, the phase angle of the inverter θ is regulated to be close to θ acl by the quasi-synchronization control in order to suppress the inrush current at hot plug-in condition. 2) After connecting the inverter to the ac bus, the phase angle θ is measured every line-cycle. The quasi-synchronization control will not produce any phase changes if the error between θ and θ acl is inside the selected limit. However, the control will try to enforce the phase θ fast and roughly following θ acl when the error between θ and θ acl exceeds this limit.
III. COORDINATION OF THE THREE CONTROL LAYERS
In a practical system, the amplitude error of the references between each module is small, which largely depends on the variations of the power stage parameters. However, the phase error is random and would be large without proper regulation. As a result, the control of the phase is crucial and is the major purpose in all three control layers. The coordinated control for all layers should be coordinating the synchronization of the phase angles.
In the first layer, the phase is regulated slightly and the regulation speed is slow so that the frequency fluctuation is small, which ensures that the parallel system operates smoothly. The second layer control is an outer control loop so that the timeconstant must be larger than the frequency regulation of the first layer. The steady-state performance of the second layer control is preferred, while the dynamic performance is not as important in this layer. In the third layer, the phase is regulated directly and roughly by a hysteretic proportional controller.
Based on the aforementioned analysis, the first layer can coexist with the second layer, thus complementing one with the other. But the activation of the third layer control depends on Δθ s . As a result, the coordinated control relies on the values of SC_θ ul and SC_θ ll , and two aspects should be taken into consideration: 1) the third layer should not be activated when the inverter operates standalone; and 2) the third layer should be activated when the inverters operate in parallel. Hence, SC_θ ll will be fixed for standalone mode as a lower value than that in parallel operation.
According to the control strategy, there is no difference in phase between output voltage and the references of the inverter, theoretically. However, the current sharing inductors L pa are connected between the inverter and common ac bus, which causes the phase shift Δθ Lpa between the inverter's output voltage and common ac bus voltage when injecting active power.
Assuming balanced three-phase loads, the phase-a equivalent circuit of N inverter modules in parallel with M loads is shown in Fig. 7 . U ann θ n is the phase-a output voltage of inverter n, rL pa + sL pa is the sum of output impedance and lines impedance and inductive impedance of current sharing inductors, and Z is the load impedance. U ao 0
• is the phase-a voltage of the common ac bus. The same two operation scenarios can be considered here as before.
1) The inverter operating standalone: From Fig. 7 , assuming rL pa = 0, Δθ Lpa can be expressed as follows: When operating standalone, the third layer control is inactive. Hence
and the following requirement should be satisfied simultaneously:
2) Parallel operation: Under this condition, Δθ Lpa can be expressed as
The detailed proof of this equation is given in Appendix I. The third layer control is inactive when the parallel system operates safely. Hence
With coordinated control, each level can complement the other very well and the stability and reliability of the parallel system are enhanced.
IV. STABILITY ANALYSIS AND DESIGN CONSIDERATIONS
From the analysis done in the previous section, the timeconstant of second layer control is over one decade below the time-constant of first layer control. For the first layer control, the effect of the second layer regulation has a very slow disturbance, and the compensation values (f com and U m c ) can be considered as constants from the first layer point of view. Since we can consider that the dynamics of both layers are decoupled due to the sharp difference of bandwidths, the second layer can be neglected when studying the stability of the first layer control. Similarly, the dynamic response of first layer is faster than that of the second layer control. As a result, the first layer loop can be simplified to be a proportional gain when analyzing the stability of the second layer. Based on the first and second layers, the third layer is just regulating sometimes the phase of the inverter. It does not interfere with the power sharing control loop, which is located in the frequency path. As a result, the stability of the first layer, the second layer, and the third layer can be analyzed independently. Fig. 8 shows the equivalent circuit of inverter j connected to the common ac bus that is shown in detail in Fig. 7 . In Fig. 8 , U j θ j is the three-phase output voltage of inverter j and U o 0 0 is the three-phase voltage of common ac bus.
A. First Layer Stability Analysis
Assuming balanced three-phase loads, the active and reactive powers of inverter j calculated from the output voltage and 
inductor currents can be expressed as follows:
where X Lpa = ωL pa , X C = ωC. And from (2), the first layer control can be obtained as follows: (19) where U * j and θ * j are the output voltage phase and amplitude at no load.
As mentioned earlier, the phase error is the main reason for causing current flows between the inverters. Consequently, a small-signal analysis is presented to obtain the dynamics of θ j taking into account the well-known infinite bus approximation [7] , [27] . Although the ac bus voltage can change depending on the number of inverters and the reactive power to be supported, this kind of approximation is often used and confident results can be obtained while avoiding complexity in the analysis [37] [38] [39] .
First, the small-signal dynamics of the active and reactive power can be obtained by linearizing (18) and modeling the low-pass filters with a first-order description
whereˆdenotes perturbed values, capital letters mean equilibrium point values, and ω cut is the cutoff angular frequency of the low-pass filters, which should be fixed over one decade below frequency mains. Second, by perturbing (19) using (20) , the small variations of θ j and U j can be obtained
Finally, substituting (22) into (21), the small signal dynamics of the closed-loop system can be obtained
where
Using (23), the stability of the first layer close-loop system can be studied, and a desired transient response can be selected following linear third-order dynamics. Fig. 9 (a) and (b) shows the root locus plots using the parameters listed in Table I with considering a variation of the coefficients k Pf and k P θ . Notice that the system has three roots, λ 1 , λ 2 , and λ 3 . The arrows indicate the evolution of the corresponding pole when the coefficient increases. In Fig. 9(a) , with the increasing k P θ , the conjugated poles tend to go far away from the imaginary axis splitting as two real poles and the single real pole becomes the complex pole. Fig. 9(b) shows that when k Pf increases, the complex poles become dominant, resulting in a near second-order behavior. And the dynamic response of the system turns to be faster. Since in both cases the poles are located in the left half s-plane, the system is stable.
Thus, the stability of first layer control is proved and the coefficients can be chosen in practical design to obtain the desired transient response performance using the aforementioned analysis method.
B. Second Layer Stability Analysis
With the first layer control, the parallel operation of the inverters can be stabilized. The second layer control consists of two compensation loops: voltage and frequency. The two compensation loops can be decoupled in order to simplify the analysis. According to second layer control and (6), and modeling the capture process and the processor calculations by using a firstorder approximation, the frequency compensation loop shown in Fig. 10 is analyzed as follows. The DSP average the frequency in a sliding window of ten line cycles. Thus, we can use the first order Padé approximation with a low-pass filter as can be seen in Fig. 10 , whereas ω cap is the cutoff angular frequency equal to 31.4 rd/s. From Fig. 10 , we can obtain the angle θ j
By perturbing (24) , the small signal modeling of θ j can be obtained as follows:
with θ j being the small-signal perturbed value of θ j . Here
By using (25) , the stability of the frequency control of the second layer can be studied, thus the compensation coefficient G f can be selected by using root locus plots, following the same method done for the first layer. Fig. 11 shows the root locus plots by using the parameters listed in Table I by considering a variation of the G f coefficient. Notice that the system has three roots, λ 1 , λ 2 , and λ 3 . The arrows indicate the evolution of the corresponding pole when the coefficient increases. Since the poles are located in the left half s-plane, the system is stable. In Fig. 11 , when increasing G f , the conjugated poles tend to go close to the imaginary axis splitting as two real poles and the single real pole goes far away from imaginary axis. Thus, the dynamic response of the system turns to be slower and the overshoot will be higher. Similarly, the voltage compensation loop is analyzed as follows. Fig. 12 shows the voltage compensation loop diagram of second layer. The output voltage of the inverter U j can be calculated as follows:
By perturbing (26) , the small-signal closed-loop dynamics of U j can be obtained as follows:
Using (27) , the stability of the voltage control by using the second layer can be studied, the compensation coefficient G u designed by using the root locus using similar methodology as was applied for study the first layer. Fig. 13 shows the root locus plots by using the parameters listed in Table I , considering a variation of the coefficient G u . Notice that this is a secondorder system with these roots: λ 1 and λ 2 . The arrows indicate the evolution of the corresponding poles when the coefficient G u increases. Since the poles are located in the left half s-plane, the system is stable. In Fig. 13 , when increasing G u , the two poles tend to go in opposite directions and λ 1 is the dominant pole. As a result, the dynamic response of the system turns to be slower and more damped, and can be approximated to a first-order system.
C. Third Layer Stability Analysis
For analysis purposes of the third layer, the phase error capture and calculation process is done every line cycle so that it can be approximated to a first-order system; the control diagram is shown in Fig. 14 . The cutoff angular frequency of the low-pass filter ω third is, thus, equal to 314 rd/s.
From Fig. 14 , the angle θ j can be achieved as follows:
By perturbing (28) , the small signal of θ j can be obtained as follows:
where 
Using (29), the stability of the third layer control can be studied and the coefficient k sy n can be selected by the root locus following the same method as first layer. Fig. 15 shows the root locus plots obtained by using the parameters listed in Table I considering a variation of the coefficient k sy n . Notice that the system has three roots, λ 1 , λ 2 , and λ 3 . The arrows indicate the evolution of the corresponding pole when the coefficient increases.
Since the poles are located in the left half s-plane, the system is stable. In Fig. 15 , with the increasing of k sy n , the conjugated poles tend to go close to the imaginary axis splitting as two real poles and the single real pole goes far away from imaginary axis. The dynamic response of the system turns to be slower and the overshoot will be lower. Notice that λ 3 is far away from λ 1 and λ 2 , being λ 3 neglectable for the system dynamic response.
V. EXPERIMENTAL RESULTS
A prototype consisting of two parallel inverter systems, each controlled by a Texas Instruments TMS320F2812 DSP control board, was built and tested. The power stage and control of each inverter is shown in Fig. 6 . The dc bus voltage is 600 V with a rated output voltage of 380 V/50 Hz. The designed capacity is 35 kVA and the switching frequency is 6 kHz. The value of L is 0.6 mH and C is 50 μF while L pa is 0.8 mH. Resistive and nonlinear loads are used to be shared by the inverters in the experiment.
In Figs. 16-18 , u an 1 and u an 2 are the phase-a voltages of inverters 1 and 2 and i La 1 and i La 2 are the phase-a inductor currents, i ao 1 and i ao 2 are the phase-a output currents of both inverters while i ao is the phase-a load current which is equal to i ao 1 +i ao 2 , u ab is the line-line voltage of common ac bus and θ 1out and θ 2out are the square signals corresponding to the phase angle of both inverters shown in Fig. 3(b) .
The first test consisted of the hot-swap operation, e.g., the inverter 1 was connected while inverter 2 was supplying the load. The hot-swap transient response current and voltage waveforms are shown in Fig. 16 . As can be seen in Fig. 16 , the parallel system gets into the steady state after the transient regulation with a very small inrush current and voltage fluctuation. The phase error when the hotplugging occurs is small due to the quasi-synchronization control action. Without this loop the hot-plugging operation resulted in that inverter 1 was tripped by its overcurrent protection.
The second test consists of the parallel operation of the inverter system response for resistive load step changes. Fig. 17(a) shows voltage and current waveforms for load step changes from no load to 16 kW, and Fig. 17(b) shows the same waveforms for load step changes from 16 kW to no load. The results indicate that the proposed controller endows to the paralleled system a good dynamic performance. The third test consisted of evaluating the steady-state parallel operation performance. Fig. 18(a) shows the steady state waveforms at 37 kW resistive load. Fig. 18(b) shows the phase error between two inverters under the same conditions. Fig. 18(c) shows the results when the system supplies a nonlinear load. The results show that the proposed parallel control has good performance at the steady state even when supplying nonlinear loads, while the phase error remains smaller than 0.36
• (±20 μs).
The fourth test consisted of evaluating the second layer action. Fig. 19 shows the effect of the second layer when supplying a 37 kW resistive load. With this layer, the system voltage deviation was 2.5 V RMS , which is lower than 3.5 V RMS , which was the deviation obtained by using only the primary layer.
VI. CONCLUSION
A multilayer autonomous control scheme for the parallel operation of multiple inverter system without intercommunications has been proposed. The multilayer control strategy was based on three main levels. The first control layer is based on an improved P/Q droop method that includes an active power term to adjust the phase angle of the conventional droop scheme. With the help of the first layer control, the dynamic and steady state performances are enhanced. The second control layer compensates the output voltage deviations, which are caused by the droop method and the current sharing inductor, through sensing frequency and amplitude of the common ac bus. The third control layer is responsible for sensing both the phase of the common ac bus and the inverter phase, and then to regulating the phase error between them within a certain limit. Moreover, this level is also used for presynchronization purposes by regulating the phase of the inverter before the hot-plugging situation. In that case, the inrush currents can be effectively suppressed, and thus, the stability of the system is further enhanced.
A small signal modeling for each layer has been developed to obtain the system dynamics. The analysis of the closed-loop system has been done in order to give design rules for the main control parameters selection. Experimental results are given to validate the proposed control approach, showing good power sharing when supplying linear and nonlinear loads.
APPENDIX I
Assuming r Lpa is equal to 0, from Fig. 7 
The PI controller in dq rotation frame is applied to control the inverter so that the model of the inverter can be viewed as a dc system. It is easy to control the voltage amplitude of each inverter to be equal to the other. So, assuming that the amplitudes of voltages of all parallel inverters are equal (U an 1 = U an 2 = ··· = U ann ) in the steady state. With the first layer control, all the parallel inverters keep in phase with each other (θ 1 = θ 2 = ··· = θ n ). According to previous discussion, (A2 
The maximal value of (A6) is related to the number of parallel inverters with loads and the types of loads.
